| Photograph |
Name |
Dr POONAM KASTURI |
|
|
Email Id |
kasturipoonam71@gmail.com
|
Date Of Join
|
08/08/1995
|
| Designation |
Associate Professor
|
Mobile No |
|
| Address |
116, Sahyog Appartments, Mayur Vihar, Phase 1, Delhi 110091
|
| Web Page |
|
|
|
| Educational Qualifications
|
| Degree
|
Institution
|
Year
|
|
PhD
|
Department of Electronics, South Campus, University of Delhi
|
2008
|
|
M.Sc. (Electronics)
|
Department of Electronics, South Campus, University of Delhi
|
1994
|
|
B.Sc. (H) Electronics
|
Rajdhani College, University of Delhi
|
1992
|
| Career Profile
|
|
|
| Administrative Assignments
|
|
Convener, Academic Development Committee
Convener, DBT Star College Prgram, Electronics
Teacher-in-Charge, Department of Electronics, DDUC
|
| Areas of Interest / Specialization
|
|
Research interests include Microelectronics and Verilog.
|
| Subjects Taught
|
|
Subjects taught in the last five years
1. Digital Electronics and Verilog/VHDL
2. Embedded Systems
3. Operational Amplifiers and Applications
|
| Research Guidance
|
|
|
| Publications Profile
|
|
Papers in International Refereed Journals
-
|
“Dual Material Double Layer Gate Stack SON MOSFET: A Novel Architecture for enhanced analog performance – Part I Impact of Gate Metal Workfunction Engineering”, Poonam Kasturi, Manoj Saxena, Mridula Gupta and R.S. Gupta, IEEE Transactions on Electron Devices Vol. 55, No. 1, pp. 372-381, January 2008.
|
-
|
“Dual Material Double Layer Gate Stack SON MOSFET: A Novel Architecture for enhanced analog performance – Part II Impact of Gate Dielectric Material Engineering”, Poonam Kasturi, Manoj Saxena, Mridula Gupta and R.S. Gupta, IEEE Transactions on Electron Devices, Vol. 55, No. 1, pp. 382-387, January 2008.
|
-
|
“Two-Dimensional Analysis and Simulation for Gate Stack Silicon-On-Nothing MOSFET (GAS-SON MOSFET) ”, Poonam Kasturi, Manoj Saxena, R.S. Gupta, International Journal of Microwave and Optical Technology (IJMOT), Vol. 1, No.2, pp. 417-421, August 2006.
|
-
|
“Modeling and Simulation of Stacked Gate Oxide (STGO) Architecture in Silicon-On-Nothing (SON) MOSFET” Poonam Kasturi, Manoj Saxena and R.S. Gupta, Solid State Electronics Vol. 49, pp.1639-1648, 2005.
|
-
|
“A TCAD study of sub-100 nm advance gate electrode workfunction engineered SON-MOSFET”, R.S. Gupta, Manoj Saxena and Poonam Kasturi, 11th International Journal of Microwave and Optical Technology (IJMOT) (Accepted)
|
|
| Conference Organization/ Presentations (in the last three years)
|
|
|
| Research Projects (Major Grants/Research Collaboration)
|
|
|
| Awards and Distinctions
|
|
|
| Association With Professional Bodies
|
|
|
| Other Activities
|
|
|
| Assignment, Notes for Students
|
|
.
|