

**DEEN DAYAL UPADHYAYA COLLEGE (UNIVERSITY OF DELHI)**

Time table for: **B. Sc. Hons Electronics I - Sem**

w.e.f August XX, 2024

	1 9 am-10 am	2 10 am-11 am	3 11 am-12 pm	4 12 pm-1 pm	pm-1:30 pm	5 1:30 pm-2:30 pm	6 2:30pm -3:30 pm	7 3:30 pm-4:30 pm	8 4:30 pm-5:30 pm
<b>Monday</b>		Seml. Dev. NT 104	Prog. Python Lab RK,NT,NK 116, 117	Prog. Python Lab RK,NT,NK 116, 117	<b>LUNCH BREAK</b>	SEC-Sem-I			
<b>Tuesday</b>	Seml. Dev. NT 115	Seml. Dev. NT 115	Prog. Python RK 115	Circuit. Theory PKS 115		Circuit. Theory Lab. PKS - Bl.1, N Bl.2 117	Circuit. Theory Lab. PKS - Bl.1, N Bl.2 117	Circuit. Theory Lab. PKS Bl.3 117	Circuit. Theory Lab. PKS Bl.3 117
<b>Wednesday</b>	Circuit. Theory PKS 115	Circuit. Theory PKS 115	Mentor Mentee Period			VAC - Sem I	VAC - Sem I		
<b>Thursday</b>	Generic Lab./Tutorial					Seml. Dev. Lab NT, RK, AS 116, 117	Seml. Dev. Lab NT, RK, AS 116, 117		
<b>Friday</b>	Prog. Python RK 115	Prog. Python RK 115				AEC-Sem-I			
<b>Saturday</b>	Generic	Generic	VAC - Sem I	VAC - Sem I					

Classes begin at 9:00 am on all days.

No Change In the Time Table is possible without the permission of the Principal

Abbr.	Title of the paper	Type	DU Paper Code
Prog. Python	Programming Fundamentals using	Core	2512011101
Circuit. The	Circuit Theory and Network Analysis	Core	2512011102
Seml. Dev.	Semiconductor Devices	Core	2512011103

RK	Prof. Ravinder Kau	N	Neha
PKS	Dr. Poonam Kasturi	NK	Naveen Kumar
NT	Prof. Neeraj Tyagi	AS	Ajit Singh
AM	Prof. Anurag Mishra		
MS	Prof. Manoj Saxena		

*[Signature]*  
Coordinator, Time Table

*[Signature]*  
Principal

**DEEN DAYAL UPADHYAYA COLLEGE (UNIVERSITY OF DELHI)**

Time table for: **B. Sc. Hons Electronics III - Sem**

w.e.f August 01, 2024

	1 9 am-10 am	2 10 am-11 am	3 11 am-12 pm	4 12 pm-1 pm	pm-1:30 pm	5 1:30 pm-2:30 pm	6 2:30pm -3:30 pm	7 3:30 pm-4:30 pm	8 4:30 pm-5:30 pm
<b>Monday</b>	Engg. Math. Lab N. MS 116, 117	Engg. Math. Lab N. MS 116, 117	Mentor Mentee Period	Engg. Math N 115	<b>LUNCH BREAK</b>	AEC-Sem-III			
<b>Tuesday</b>	DSE/Generic Lab./Tutorial					Anal Elect-II Lab. RK, NK 116	Anal Elect-II Lab. RK, NK 116	Signal Sys NK 115	
<b>Wednesday</b>	Engg. Math N 104	Engg. Math N 104	Signal Sys. Lab NK, RK 116, 117	Signal Sys. Lab NK, RK 116, 117		SEC-Sem-III			
<b>Thursday</b>	Signal Sys NK 104	Signal Sys NK 104	Anal Elect-II RK 104	Anal Elect-II RK 104		DSE Theory (Algo. Des) EH-III 115	DSE Theory (Algo. Des) EH-III 115	DSE Lab. (Algo. Des.) AM 117	DSE Lab. (Algo. Des.) AM 117
<b>Friday</b>			Mentor Mentee Period	Anal Elect-II RK 115		VAC - Sem III	VAC - Sem III		
<b>Saturday</b>	VAC - Sem III	VAC - Sem III	Generic/DSE	Generic/DSE					

Classes begin at 9:00 am on all days.

No Change in the Time Table is possible without the permission of the Principal

Abbr.	Title of the paper	Type	DU Paper Code
Engg. Math	Engineering Mathematics	Core	2512012301
Anal Elect-II	Analog Electronics-II	Core	2512012302
Signal Sys	Signals and Systems	Core	2512012303
AI&ML	Artificial Intelligence and Machine Learning	DSE	2513012001
Algo. Des.	Algorithm Design and Analysis	DSE	2513012002
Math. Found.	Mathematics Foundation for Computing	DSE	2513012003

RK	Prof. Ravinder Kaur	N	Neha
PKS	Dr. Poonam Kasturi	NK	Naveen Kumar
NT	Prof. Neeraj Tyagi	AS	Ajit Singh
AM	Prof. Anurag Mishra		
MS	Prof. Manoj Saxena		

*[Signature]*  
Coordinator, Time Table

*[Signature]*  
Principal

**DEEN DAYAL UPADHYAYA COLLEGE (UNIVERSITY OF DELHI)**

TimeTable for: **B. Sc. Hons Electronics V - Sem** w.e.f August 01, 2024

	1 9 am-10 am	2 10 am-11 am	3 11 am-12 pm	4 12 pm-1 pm	pm-1:30 pm	5 1:30 pm-2:30 pm	6 2:30pm -3:30 pm	7 3:30 pm-4:30 pm	8 4:30 pm-5:30 pm
<b>Monday</b>	Generic	Generic		EMT AS 104	<b>LUNCH BREAK</b>	Embedded Sys. PKS 115	Mentor Mentee Period	Comp. N/W (DSE) AM 115	Comp. N/W (DSE) AM 115
<b>Tuesday</b>	VLSI Lab. Bt. 1 MS 205	VLSI Lab. Bt. 1 MS 205	VLSI Lab. Bt. 2 MS 205	VLSI Lab. Bt. 2 MS 205		<b>SEC-Sem-V</b>			
<b>Wednesday</b>	Generic Lab./Tutorial					VLSI MS 115	Mentor Mentee Period	Comp. N/W (DSE) AM 115	
<b>Thursday</b>	VLSI MS 115	VLSI MS 115	Embedded Sys. PKS 115	Embedded Sys. PKS 115		Quant & Spin (DSE) MS 104	Quant & Spin (DSE) MS 104	EMT AS 115	EMT AS 115
<b>Friday</b>	Embedded Sys. Lab. Bt.1 (PKS) - 117 EMT Lab. Bt. 2 (AS) - 116		Embedded Sys. Lab. Bt.2 (PKS) - EMT Lab. Bt. 1 (AS) - 116			Comp. N/W Lab. (AM) - 117 Quant & Spin Lab. (MS) - 116		DSE (Quant & Spin) MS 116	
<b>Saturday</b>									

RK	Prof. Ravinder Kaur	N	Neha
PKS	Dr. Poonam Kastur	NK	Naveen Kumar
NT	Prof. Neeraj Tyagi	AS	Ajit Singh
AM	Prof. Anurag Mishra		
MS	Prof. Manoj Saxena		

Title of the paper	Type	Paper Code
Classes beg Electromagnetics	Core	
No Change Embedded System	Core	
Abbr. Basic VLSI Design	Core	
EMT Telecommunication Switching Systems and Nets	DSE	
Embedded Quantum and Spintronics Devices	DSE	
VLSI Computer Networks	DSE	

Telecom. N/w  
Quant & Spin  
Comp. N/W

*(Signature)*  
Convener Time Table

*(Signature)*  
Principal

**DEEN DAYAL UPADHYAYA COLLEGE, UNIVERSITY OF DELHI**

Time table for: **Prof. Ravinder Kaur** w.e.f August 01, 2024

	1 9 am-10 am	2 10 am-11 am	3 11 am-12 pm	4 12 pm-1 pm	pm-1:30 pm	5 1:30 pm-2:30 pm	6 2:30pm -3:30 pm	7 3:30 pm-4:30 pm	8 4:30 pm-5:30 pm
<b>Monday</b>			Prog. Python La 116, 117 EH-I	Prog. Python La 116, 117 EH-I	<b>LUNCH BREAK</b>				
<b>Tuesday</b>			Prog. Python EH-I 115			Anal Elect-II Lab. EH-III 116	Anal Elect-II Lab. EH-III 116		
<b>Wednesday</b>			Signal Sys. Lab EH-III 116, 117	Signal Sys. Lab EH-III 116, 117					
<b>Thursday</b>			Anal Elect-II EH-III 104	Anal Elect-II EH-III 104		Semi. Dev. Lab EH-I 116, 117	Semi. Dev. Lab EH-I 116, 117		
<b>Friday</b>	Prog. Python EH-I 115	Prog. Python EH-I 115	Mentor Mentee Period	Anal Elect-II EH-III 115					
<b>Saturday</b>									

Classes begin at 9:00 am on all days.

No Change in the Time Table is possible without the permission of the Principal

*(Signature)*  
Convener Time Table

*(Signature)*  
Principal

**DEEN DAYAL UPADHYAYA COLLEGE (UNIVERSITY OF DELHI)**

TimeTable for: **Dr. Poonam Kasturi**


w.e.f August 01, 2024

	1 9 am-10 am	2 10 am-11 am	3 11 am-12 pm	4 12 pm-1 pm	pm-1:30 pm	5 1:30 pm-2:30 pm	6 2:30pm -3:30 pm	7 3:30 pm-4:30 pm	8 4:30 pm-5:30 pm
<b>Monday</b>					<b>LUNCH BREAK</b>	Embedded Sys. EH-V 115	Mentor Mentee Period		
<b>Tuesday</b>				Circuit. Theory EH-I 115		Circuit. Theory Lab. Bt. 1 117	Circuit. Theory Lab. Bt. 1 117	Circuit. Theory Lab. Bt. 3 117	Circuit. Theory Lab. Bt. 3 117
<b>Wednesday</b>	Circuit. Theory EH-I 115	Circuit. Theory EH-I 115							
<b>Thursday</b>			Embedded Sys. EH-V 115	Embedded Sys. EH-V 115					
<b>Friday</b>	Embedded Sys. Lab. Bt.1 - 117 EH-V		Embedded Sys. Lab. Bt.2 - 117 EH-V						
<b>Saturday</b>									

Classes begin at 9:00 am on all days.

No Change in the Time Table is possible without the permission of the Principal

  
Convener Time Table

  
Principal

**DEEN DAYAL UPADHYAYA COLLEGE (UNIVERSITY OF DELHI)**

Time table for: **Prof. Anurag Mishra**

w.e.f August 01, 2024

	1 9 am-10 am	2 10 am-11 am	3 11 am-12 pm	4 12 pm-1 pm	pm-1:30 pm	5 1:30 pm-2:30 pm	6 2:30pm -3:30 pm	7 3:30 pm-4:30 pm	8 4:30 pm-5:30 pm
<b>Monday</b>					<b>LUNCH BREAK</b>			EH-V Comp. N/W (DSE) 115	EH-V Comp. N/W (DSE) 115
<b>Tuesday</b>				DSE Theory (Algo. Des.) EH-III 104		SEC-Sem-V - Introduction to Block Chain - ICT Centre			
<b>Wednesday</b>							Mentor Mentee Period	Comp. N/W (DSE) EH-V 115	
<b>Thursday</b>						DSE Theory (Algo. Des.) EH-III 115	DSE Theory (Algo. Des.) EH-III 115	DSE Lab. (Algo. Des.) EH-III 117	DSE Lab. (Algo. Des.) EH-III 117
<b>Friday</b>						EH-V Comp. N/W Lab. - 117			
<b>Saturday</b>									

Classes begin at 9:00 am on all days.

No Change In the Time Table is possible without the permission of the Principal

Convener Time Table



  
Principal

**DEEN DAYAL UPADHYAYA COLLEGE (UNIVERSITY OF DELHI)**

Time table for: **Prof. Neeraj Tyagi** w.e.f August 01, 2024

	1 9 am-10 am	2 10 am-11 am	3 11 am-12 pm	4 12 pm-1 pm	pm-1:30 pm	5 1:30 pm-2:30 pm	6 2:30pm -3:30 pm	7 3:30 pm-4:30 pm	8 4:30 pm-5:30 pm	
<b>Monday</b>		Seml. Dev. EH-I 104	rog. Python La 116, 117 FH-I	rog. Python La 116, 117 FH-I	<b>LUNCH BREAK</b>					
<b>Tuesday</b>	Seml. Dev. EH-I 115	Seml. Dev. EH-I 115								
<b>Wednesday</b>			Mentor Mentee Period			VAC-Sem-I- Gandhi and Education				
<b>Thursday</b>	heric Lab. + 1 Theory - Fundamentals of Electronics - 117						Seml. Dev. Lab EH-I 116, 117	Seml. Dev. Lab EH-I 116, 117		
<b>Friday</b>										
<b>Saturday</b>	Generic-Sem-I Fund. of Elec. 115	Generic-Sem-I Fund. of Elec. 115								

Classes begin at 9:00 am on all days.

No Change in the Time Table is possible without the permission of the Principal

  
Convener Time Table

  
Principal

**DEEN DAYAL UPADHYAYA COLLEGE (UNIVERSITY OF DELHI)**

Time table for: **Prof. Manoj Saxena** w.e.f August 01, 2024

	1 9 am-10 am	2 10 am-11 am	3 11 am-12 pm	4 12 pm-1 pm	pm-1:30 pm	5 1:30 pm-2:30 pm	6 2:30pm -3:30 pm	7 3:30 pm-4:30 pm	8 4:30 pm-5:30 pm
<b>Monday</b>	Engg. Math. Lab EH-III 116, 117	Engg. Math. Lab EH-III 116, 117			<b>LUNCH BREAK</b>				
<b>Tuesday</b>	VLSI Lab. Bt. 1 EH-V 205	VLSI Lab. Bt. 1 EH-V 205	VLSI Lab. Bt. 2 EH-V 205	VLSI Lab. Bt. 2 EH-V 205					
<b>Wednesday</b>						VLSI EH-V 115	Mentor Mentee Period		
<b>Thursday</b>	VLSI EH-V 115	VLSI EH-V 115				DSE (Quant & Spin) EH-V 104	DSE (Quant & Spin) EH-V 104		
<b>Friday</b>						Quant & Spin Lab. EH-V 116	Quant & Spin Lab. EH-V 116	DSE (Quant & Spin) EH-V 116	
<b>Saturday</b>									

Classes begin at 9:00 am on all days.

No Change in the Time Table is possible without the permission of the Principal

  
Convener Time Table

  
Principal

**DEEN DAYAL UPADHYAYA COLLEGE (UNIVERSITY OF DELHI)**

TimeTable for:

**NEHA**

**w.e.f August 01, 2024**

	1 9 am-10 am	2 10 am-11 am	3 11 am-12 pm	4 12 pm-1 pm	pm-1:30 pm	5 1:30 pm-2:30 pm	6 2:30pm -3:30 pm	7 3:30 pm-4:30 pm	8 4:30 pm-5:30 pm
<b>Monday</b>	Engg. Math. Lab EH-III 116, 117	Engg. Math. Lab EH-III 116, 117	Mentor Mentee Period	Engg. Math EH-III 115	<b>LUNCH BREAK</b>	SEC-Sem-I - Analytics/Computing using Python - 117			
<b>Tuesday</b>						Circuit. Theory Lab. Bt. 2 117	Circuit. Theory Lab. Bt. 2 117		
<b>Wednesday</b>	Engg. Math EH-III 104	Engg. Math EH-III 104	Mentor Mentee Period						
<b>Thursday</b>	Generic Lab. + 1 GE Theory - Data Engg. and Analytics - 116								
<b>Friday</b>									
<b>Saturday</b>	Generic-Sem-I Data Engg. Anal. 104	Generic-Sem-I Data Engg. Anal. 104							

Classes begin at 9:00 am on all days.

No Change in the Time Table is possible without the permission of the Principal

  
Convener Time Table

  
Principal

**DEEN DAYAL UPADHYAYA COLLEGE (UNIVERSITY OF DELHI)**

Time table for:

**Naveen Kumar**

**w.e.f August 01, 2024**

	1 9 am-10 am	2 10 am-11 am	3 11 am-12 pm	4 12 pm-1 pm	pm-1:30 pm	5 1:30 pm-2:30 pm	6 2:30pm -3:30 pm	7 3:30 pm-4:30 pm	8 4:30 pm-5:30 pm
<b>Monday</b>			Prog. Python La 116, 117 EH-I	Prog. Python La 116, 117 EH-I	<b>LUNCH BREAK</b>	SEC-Sem-I - To be assigned - 506 A/B			
<b>Tuesday</b>	DSE EH-III - Artificial Intelligence and Machine Learning - 1 Th + 2					Anal Elect-II Lab. EH-III 116	Anal Elect-II Lab. EH-III 116	Signal Sys EH-III 115	
<b>Wednesday</b>			Signal Sys. Lab EH-III 116, 117	Signal Sys. Lab EH-III 116, 117					
<b>Thursday</b>	Signal Sys EH-III 104	Signal Sys EH-III 104							
<b>Friday</b>									
<b>Saturday</b>		DSE Theory (AI&M) EH-III 104		DSE Theory (AI&M) EH-III 104					

Classes begin at 9:00 am on all days.

No Change in the Time Table is possible without the permission of the Principal

  
Convener Time Table

  
Principal

**DEEN DAYAL UPADHYAYA COLLEGE (UNIVERSITY OF DELHI)**

Time table for:

**AJIT**

**w.e.f August 01, 2024**

	1 9 am-10 am	2 10 am-11 am	3 11 am-12 pm	4 12 pm-1 pm	pm-1:30 pm	5 1:30 pm-2:30 pm	6 2:30pm -3:30 pm	7 3:30 pm-4:30 pm	8 4:30 pm-5:30 pm
<b>Monday</b>				EMT EH-V 115	<b>LUNCH BREAK</b>	SEC-Sem-I Basic IT Tools - 116			
<b>Tuesday</b>	DSE EH-III - 2 Lab. + 1 Th. - Mathematics Foundation for Computi								
<b>Wednesday</b>									
<b>Thursday</b>						Semi. Dev. Lab EH-I 116, 117	Semi. Dev. Lab EH-I 116, 117	EMT EH-V 115	EMT EH-V 115
<b>Friday</b>	EH-V EMT Lab. Bt. 2 - 116		EH-V EMT Lab. Bt. 1 - 116						
<b>Saturday</b>		DSE Th. (Math. Fou		EH-III 115		EH-III 115			

Classes begin at 9:00 am on all days.

No Change in the Time Table is possible without the permission of the Principal

  
Convener, Time Table

  
Principal